	Application No. Applicant(s)			
Notice of Allowability	10/798,063	WANG ET AL.		
	Examiner	Art Unit		
	Thomas L. Dickey	2826		
The MAILING DATE of this communication apperature All claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85) NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIGHT of the Office or upon petition by the applicant. See 37 CFR 1.313	ears on the cover sheet wit (OR REMAINS) CLOSED in or other appropriate commu IGHTS. This application is s	h the correspondence address this application. If not included nication will be mailed in due course		
1. This communication is responsive to <u>amendment filed 01/7</u>	<u>10/2006</u> .			
2. The allowed claim(s) is/are 5-11 and 15-25.				
 3. Acknowledgment is made of a claim for foreign priority ur a) All b) Some* c) None of the: 1. Certified copies of the priority documents have 2. Certified copies of the priority documents have 	e been received.			
3. ☐ Copies of the certified copies of the priority do	• •		m tha	
International Bureau (PCT Rule 17.2(a)).	cuments have been received	in this national stage application no	m we	
* Certified copies not received:				
Applicant has THREE MONTHS FROM THE "MAILING DATE" noted below. Failure to timely comply will result in ABANDONN THIS THREE-MONTH PERIOD IS NOT EXTENDABLE. 4. A SUBSTITUTE OATH OR DECLARATION must be subminformal patent application (PTO-152) which give	IENT of this application. itted. Note the attached EXA	MINER'S AMENDMENT or NOTICE		
5. CORRECTED DRAWINGS (as "replacement sheets") mus				
(a) ☐ including changes required by the Notice of Draftspers		(PTO-948) attached		
1) hereto or 2) to Paper No./Mail Date		(110 040) attached		
(b) ☐ including changes required by the attached Examiner's Paper No./Mail Date		in the Office action of		
Identifying indicia such as the application number (see 37 CFR 1 each sheet. Replacement sheet(s) should be labeled as such in the			of	
DEPOSIT OF and/or INFORMATION about the depo- attached Examiner's comment regarding REQUIREMENT	sit of BIOLOGICAL MATE FOR THE DEPOSIT OF BIO	RIAL must be submitted. Note the LOGICAL MATERIAL.	е	
Attachment(s)	5 🗆 2 2 2 2 2 2 2 2 2	15		
 Notice of References Cited (PTO-892) D Notice of Draftperson's Patent Drawing Review (PTO-948) 		ormal Patent Application (PTO-152) mmary (PTO-413),		
_	Paper No./I	Mail Date		
 Information Disclosure Statements (PTO-1449 or PTO/SB/0 Paper No./Mail Date 	8), 7. Examiner's A	Amendment/Comment		
Examiner's Comment Regarding Requirement for Deposit of Biological Material	8. 🛭 Examiner's S	8. 🛛 Examiner's Statement of Reasons for Allowance		
or bloograal Waterial	9.		e e	

Art Unit: 2826

REASONS FOR ALLOWANCE

1. The following is an examiner's statement of reasons for allowance:

A. Claims 5,6,15,18-20,21,22,24, and 25 are allowed over the references of record for the following reasons:

Claim 5 recites, *inter alia*, "etching said oxide layer to form spacers with a first width adjacent to said first gate electrode, spacers having a second width less than said first width adjacent to said second gate electrode, and spacers having a third width." Thus claim 5 requires that <u>all three</u> resultant spacers <u>comprise oxide</u>. Claim 15 recites, "<u>oxide spacers</u> ... formed adjacent to ... gate electrodes in ... first, second, and third transistor regions," as well as a requirement that all three resultant spacers have different net widths. Claim 21 recites, "<u>oxide spacers</u> having a first width ... a second width ... and a third width."

Pfiester 5,021,354 teaches that in CMOS (employing both p-type and n-type) logic circuits, gate electrode spacers of the p-type transistors are advantageously wider than gate electrode spacers of the n-type transistors. Note column 5 lines 8-12 of Pfiester. Ahn 5,874,330 teaches that when logic transistors are placed on the same chips as memory transistors of the same type, it is advantageous to make the gate electrode spacers of the logic transistors wider than the gate electrode spacers of the memory transistors. Note column 3 lines 51-56 of Ahn. For one of skill in the art having these references before himself, it would have

Art Unit: 2826

been logical, when placing CMOS and memory on a single chip, to make the gate electrode spacers of the p-type transistors wider than the gate electrode spacers of the n-type transistors and in turn make the gate electrode spacers of the n-type logic transistors wider than gate electrode spacers of the memory transistors. But as Applicant points in his paper or 1/10/06, this combination does not necessarily meet the limitation, found in each of claims 5, 15, and 21, that all three spacers comprise an oxide layer. Because neither Pfiester nor Ahn teach any particular advantages to oxide spacers, a person having skill in the art would have no particular motivation to make all three spacers include oxide.

- **B.** Claims 7-11, 16,17, and 23 are allowed for the reasons set forth in the Paper mailed 10/05/2005.
- 2. Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Conclusion

3. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thomas L Dickey whose telephone number is 571-272-1913. The examiner can normally be reached on Monday-Thursday 8-6.

Art Unit: 2826

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan J Flynn can be reached on 571-272-1915. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pairdirect.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (tollfree).

> Thomas L. Dickey **Patent Examiner** Art Unit 2826

02/06